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1 Costs
In the period covering Year 1 (April 2009–April 2010) plus a no-cost extension period
through September 30, 2010, we spent a total of $91,714.13, broken down as follows:
• Salaries: $40,200.83
• Fringe Benefits: $4,062.75
• Tuition: $10,788.57
• Travel: $5,121.22
• Materials and supplies: $4,208.28
• Overhead: $23,740.85
2 Summary of Initial Proposal
Problem statement and goal. The goal of this project was to explore technologies that
could simplify the development of high-performance computing (HPC) algorithms and
software, with a specific focus on development for emerging heterogeneous parallel com-
puter systems. Our motivation is to discover new techniques and tools for DoD that might
help with existing HPC modernization efforts,1 including current and future exascale2 sim-
ulation, system acquisition, and development; massive-scale data analytics; and in-the-
field HPC deployments [1].
“Heterogeneous” in this context refers to a system that contains a mix of processing
components that have different computational speeds and capabilities. Our focus in this
project is on a computer system comprising general-purpose multicore CPUs augmented
by graphics co-processors (GPUs). The CPUs might be best suited to one type of par-
allel algorithm (e.g., a task-parallel one) while the GPU might be best suited to another
(e.g., data-parallel). For such systems, the challenge for HPC algorithm designers and soft-
ware developers is how to design and implement portable software, since different types
of processing components require different strategies for design, implementation, and per-
formance tuning.
Our approach: Tunable parallelism. In light of this problem and goal, we had proposed
to develop and evaluate the concept of tunable parallelism. The idea is to write an algorithm
and/or program in a way that simultaneously expresses many types of parallelism, with a
“tuning knob” that could be automatically adjusted to fit a given heterogeneous machine.3
To make concrete progress, we focused our efforts on developing and evaluating the con-
cept of tunable parallelism for the following three classes of computational algorithms.
1See, for instance, http://www.hpcmo.hpc.mil/cms2/index.php.
2An exascale system is expected to be capable of performing up to O(1018) operations per second. By contrast,
the fastest current systems operate at petascales, or O(1015) operations per second.
3Who or what “tunes” this knob is not constrained. For instance, this adjustment could be done by a human,
by a compiler or code generator, by a runtime system, or even by the hardware itself.
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1. Dense linear algebra (DLA). Linear algebra plays a key role in nearly all numerical
algorithms. In the case of DLA, achieving high-performance was thought to be well-
understood, until several years ago when researchers began observing that classical
parallel DLA algorithms did not perform well on then-emerging multicore systems.
Instead, these algorithms needed to be redesigned in a manner that, as it happens,
is amenable to our notion of tunable parallelism [2, 3]. Our project looked for ways
to express this tunable parallelism, which we did using a novel dataflow-based pro-
gramming model called Concurrent Collections (CnC) [4].
2. Generalized n-body problems (GNPs). Analyzing massive amounts of data is a challenge
of clear concern in many applications. The GNP theory is a mathematical formalism
that unifies seemingly disparate statistical data analysis and machine learning tasks,
such as n-point correlation, hierarchical clustering, k-nearest neighbors classification,
kernel density estimation, and a variety of spatial region queries, among numerous
others [5]. As the name suggests, a GNP generalizes the classical n-body problem
from computational physics to this much broader class of problems in computational
statistics. Our interest in GNPs stems from the ways in which we can tune data- and
task-parallelism and trade-off numerical accuracy.
3. Event-driven solvers (EvDS). Many physical system simulations require numerically
solving time-dependent time-dependent partial differential equations (PDEs). The
traditional approach is to use so-called time-stepping methods, which are easy to
parallelize but can be challenging to apply to problems in which there is highly non-
uniform behavior in the solution. Turbulence is an example of such a phenomenon.
To handle these problems, a few researchers recently proposed event-driven meth-
ods [6–10]. These can more naturally adapt to irregular solution features, but con-
stitute a radical departure from time-stepping, because parallel event-driven meth-
ods look like parallel discrete-event simulations.4 We hypothesized that these two
approaches could be fruitfully combined with the appropriate mix of each tuned on-
the-fly to match the architecture and PDE [3].
For each of the three problem classes described above (DLA, GNPs, and EvDS), we began
to study the way in which one could express and exploit tunable parallelism to produce
faster and more portable parallel code.
3 Summary of Research Accomplishments
Our key finding and its limitations. At a high-level, our main finding is that it is possi-
ble to express and exploit tunable parallelism, which results in highly efficient and scalable
parallel code. We demonstrated this concept on real heterogeneous systems available to-
day. However, we also encountered a number of new research challenges that need to
be solved in order to make such code (a) portable to emerging platforms, (b) automatically
tunable, and (c) applicable to more kinds of computations. We are tackling these challenges
in follow-on projects, including our Phase 2 project. Here, we summarize our results, in-
cluding their implications both for lines of inquiry and for problems of interest to DoD
HPC practitioners.
4In particular, they have predominantly fine-grained task-parallelism in contrast to the data-parallelism that
dominates time-stepping methods.
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Note: Our work on this grant lead to ten publications [11–20]. Three of these papers
are either finalists or winners for prizes at the major HPC conferences [11, 17, 19]. Several
online HPC trade media outlets [21–24] covered a fourth paper [20].
3.1 Concurrent Collections (CnC): A new programming model for HPC
Key results [17, 18]. Concurrent Collections (CnC) is a parallel programming model un-
der development at Intel. The CnC model allows the programmer to focus his or her at-
tention solely on the task of expressing the computation without explicit regard for paral-
lelism, but in a way that the available parallelism is nevertheless exposed to the execution
environment, e.g., compiler, runtime system.
Our initial questions were (1) could HPC computations be expressed easily within CnC,
and (2) once written in CnC, could these computations execute efficiently and scalably on
real systems? Our answers to both were “yes,” based on our preliminary evaluation of
the approach for DLA computations. Interestingly, the model itself led to the implementa-
tion of an entirely new algorithm for the generalized symmetric dense eigenvalue problem,
with our CnC implementation exceeding the best competing and highly-tuned implemen-
tation by up to 2.6×. Our work on this paper received a Best Paper Award at a major HPC
conference [17].
Limitations and future directions. Although these results are encouraging, our study
has three limitations. We believe these limitations can be overcome and are continuing to
seek solutions for them.
First, we focused on DLA, which is a computationally regular. By that we mean that the
available parallelism and the patterns of data access are easy to predict. A better stress test
would be to consider irregular algorithms, that is, algorithms with unpredictable degrees
of parallelism and/or complex data structures and data access patterns. We are at present
investigating these cases, using GNPs and sparse linear algebra as our first test cases.
Secondly, it is not yet clear how best to express some common parallel algorithmic
idioms in CnC. The most important example is a reduction operation, which takes a set
of data items and “reduces” them to a smaller set.5 These can be implemented in CnC
but require fixing the algorithm, whereas it might be better to provide reduction as a first-
class primitive in the model and allow CnC to implement the reduction freely using a
different algorithm. We continue to investigate ways to provide support for this and other
constructs.
Lastly, we had to tune our DLA implementations by hand. In short, the CnC model
exposes the available parallelism but does not specify how it should be scheduled and
executed. This feature of the model is its strength, but requires a sophisticated compiler
and/or runtime system to exploit. In addition, the tunable parallelism concept requires
additional modifications to CnC to enable merging and splitting tasks. To get our results,
we worked around these limitations through manual (rather than automated) scheduling.
In collaboration with Intel, we are investigating techniques to do this tuning automatically.
Implications for DoD. The main implication is that CnC is a viable model for writing
multicore software, given the limitations outlined above. Indeed, it is our understanding
that the DARPA Ubiquitous HPC (UHPC) team from Intel is in fact pursuing the use of
5For instance, an add-reduction takes a list of values and computes their sum.
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CnC in their project, and we believe there is good chance of success based on our early
experiences. (Note: We are not actually a participant on the Intel UHPC team.)
3.2 Algorithms and software for generalized n-body problems (GNPs)
Key results [11, 15, 16, 19]. We focused our first-year project efforts on performance anal-
ysis and tuning of parallel implementations of the so-called fast multipole method (FMM),
which is one instance of a GNP for computational physics problems. The lessons learned
here should translate to the broader class of GNPs, which form a major part of our Phase 2
project. The two main results are as follows.
First, we documented a systematic process for analyzing and tuning the performance
of the FMM for multisocket, multicore CPU systems [15]. In short, the process has three
stages. In the first stage, we treat the program and hardware as a black box, limiting anal-
ysis and tuning to simple modeling and measurement techniques. In the second stage, we
assume more knowledge of the computation and machine, enabling deeper inferences and
modest changes to the code. In the final stage, we assume deep knowledge of the code
and machine, and therefore not only arrive at the deepest insights, but also apply the most
aggressive code changes. At each stage, we showed by example what models, insights,
hypotheses, and performance-enhancing optimizations might be discovered and applied.6
Although the process we describe in our paper is actually specific to our FMM, the gen-
eral outlines shed light on how to design code for other GNPs. Moreover, we believe the
process could generalize to a much broader set of computations and programs.
Our second key result was to then scale-up the multicore-tuned FMM described above
for use in a physical simulation of 200 million deformable red blood cells (equivalent to
several drops of blood), on (a) a very large system with 200,000 processing cores,7 and
(b) a “conventional” cluster consisting of 256 GPUs.8 This code is currently a finalist for
the Gordon Bell Prize, the winner of which is to be announced in November at the 2010
ACM/IEEE Conference on Supercomputing (SC).
Limitations and future work. Though we claimed a “process” above, it is not yet clear
exactly how to generalize the method to an arbitrary program, which thus remains as the
main open question. To gain some additional insight, we are broadening the scope of our
initial work to the entire family of GNPs (part of our Phase 2 grant), which have a roughly
similar computational structure and therefore should benefit from similar techniques.
Regarding tuning, our work lays the foundations for building tunable parallel GNPs,
but the actual automated mechanisms to do the tuning do not yet exist. We continue to
pursue such mechanisms, for GNPs and beyond.
Implications for DoD. Massive-scale particle simulations and statistical data analysis are
clear problems of interest to DoD HPC efforts. We plan to release our tuned FMM code,
as well as additional portable parallel libraries for the broader family of GNPs. Moreover,
we expect additional applications in data analysis for our FMM/GNP machinery. Here,
we give two examples. First, we have just started exploring the use of scalable spatial
6These optimizations include aggressive asynchronous scheduling and reordering optimizations for explicit
locality and bandwidth management.
7This system is the so-called Jaguar PF petaflop/s system at Oak Ridge National Laboratory.
8This system is the Lincoln GPU cluster at the National Center for Supercomputing Applications (NCSA) at
the University of Illinois Urbana-Champaign.
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queries,9 based on GNP algorithms, for disaster planning and relief, in collaboration with
Georgia Tech’s Center for Geographic Information Systems (GIS). Secondly, on one of our
CSSG trips we met analysts at DIA interested in efficient force-directed graph layout for
visualizing social networks, which we believe is an instance of a GNP.
3.3 Tunable “fast-and-loose” synchronization
Key results [12]. We studied tuning parallelism to trade-off accuracy, through a study of
how to tune the synchronization of a certain class of iterative linear solvers. Many con-
ventional parallel algorithms assume a bulk-synchronous processing style. In this style, the
program executes in distinct phases; within a phase, several processors may execute tasks
in parallel, but between these phases, all processors must synchronize before proceeding to
the next phase. The problem is that as the number of processing cores in a system increases,
so does the cost of these bulk synchronizations.
We conducted an experimental evaluation of the effects of relaxing or aggressively
avoiding synchronization altogether for a simple iterative linear solver algorithm, in par-
ticular on GPU platforms [12]. In earlier research by others, this style of algorithm is some-
times referred to as chaotic relaxation or asynchronous iteration [25, 26]. Our main finding
is that we can trade-off more flops, via more iterations to converge, for a higher degree of
asynchronous-parallel execution with many fewer synchronizations. These “wildly asyn-
chronous” codes can be 1.2–2.5× faster than our best synchronized GPU implementation
while achieving the same accuracy. Looking forward, this result suggests research on sim-
ilarly “fast-and-loose” algorithms in the coming era of increasingly massive concurrency
and relatively high synchronization or communication costs.
Limitations and future work. The main limitation of this work is that proving a loosely-
synchronized code achieves the same answer within some tolerance is notoriously diffi-
cult [26]. Thus, it is not clear for what other kinds of computations one could perform
the same trick. Still, this class of methods remains an intruiging research direction, espe-
cially for computations where there is already a relatively large uncertainty about the true
solution, e.g., certain data analysis problems.
3.4 Heterogeneous architectures evaluation
Key results. As is evident from the above, a number of our results use or evaluate GPU
systems [11, 13, 14, 16, 19, 27]. From this experience, we authored a position paper that
analyzes the true performance gains we might reasonably expect from GPUs, compared to
CPUs [20]. Previously, most reports claimed 10–100× speedups for GPUs over CPUs. Our
main finding is that these reports, though not false, also do not accurately reflect the true
pay-offs: most of these comparisons are frequently against sequential and unoptimized CPU
implementations. For the computations we studied in this grant, a more reasonable pay-
off from a GPU was anywhere between none to as high as 3× on current systems, when
compared to well-tuned and parallelized CPU codes. Subsequent to our paper, similar
independently-authored studies by other researchers have appeared, largely corroborat-
ing our findings [28, 29]. In addition, several trade news outlets have reported on our
results [21–24].
9An example of a spatial query might be, given a geographic region, find all houses that lie within the path of
a storm.
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Limitations and future work. Our finding is that there is a pay-off from GPUs but that it
might be smaller than expected. However, this finding is limited to the specific computa-
tions we studied, though we believe our findings will hold more broadly.
Implications for DoD. The main short-term impliciation relevant to DoD is in the area of
HPC system acquisition. We believe there is potential, but investments in hardware must
be accompanied by concomitant (or even higher) investments in software development
and infrastructure. Such investments could be in development of libraries that can hide
the complexity of GPU programming as well as programming models or compiler-based
tools.
3.5 Speculative future directions: Reverse computation
Background. Toward the end of Phase 1, we began studying the third class of our target
computations, EvDS, where the solution of some important time-dependent PDEs can be
solved using discrete-event simulation techniques. In parallel discrete-event simulations,
the available parallelism can be highly irregular, making discrete-event simulations among
the hardest class of computations for which to achieve speedups on parallel systems.
The most aggressive form of parallelization for discrete-event simulations is based on
the idea of optimistic (or speculative) execution [30]. The idea is to speculatively execute any
available tasks (optimistically), and then later rollback tasks if it is found that they executed
in an undesired order. This technique has generally been regarded as expensive in time
and storage, under the assumption that rolling back a computation requires periodically
saving the state of that computation and restoring it on rollback.
Key results. Prior research by others suggested a different approach to state saving, based
on the idea of reverse computation. That is, if a task should not have executed, rather than re-
store the previous state, run the task “in reverse” [31]. Although this is not always possible,
it can be more efficient in space and time, thereby permitting more aggressive speculative
parallelization.
We began new subproject called Backstroke, which is investigating specific mechanisms
to enable a compiler to produce the inverse of a function. Although this general area is not
new, there has to date been no robust infrastructure for computing reverse functions. We
have thus far developed a prototype infrastructure, which we are actively continuing to
extend. Work on Backstroke is a collaboration with the ROSE compiler project at Lawrence
Livermore National Laboratory [32].
Implications for DoD. Discrete-event simulations figure prominently in DoD war-gaming
simulations, as we observed in several instances of our CSSG field trips. That a similar style
of simulation can be applied to numerical solution of PDEs was, to us, a bit of a surprise.
Thus, one implication is that continued investments in efficient and scalable discrete-event
simulation may lead to simultaneous advances for very general parallel algorithms.
Looking more broadly, we think that reverse computation has a number of exciting ap-
plications that go beyond aggressive parallelization and discrete-event simulation. These
include implementation of highly-concurrent transactional (e.g., database) systems, ana-
lyzing or debugging programs, and implementing general “undo” operations in programs.
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